You are here

Home

Biblio

Found 2 results
Author [ Title(Desc)] Type Year
Filters: Author is Laxmi, V  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
E
L. Suresh, Rameshan, N., Narayan, A., Zwolinski, M., Gaur, M. S., Laxmi, V., and Singh, V., “EDA Design Flow Acceleration using GPGPUs”. 2010.
M
N. Rameshan, Laxmi, V., Gaur, M. S., and Ahmed, M., “Minimal path, Fault Tolerant, QoS aware Routing with node and link failure in 2-D Mesh NoC”, in Defect and Fault Tolerance in VLSI Systems (DFT), 2010 IEEE 25th International Symposium on, 2010.
Powered by Drupal