Design and Implementation of High-Performance Memory Systems for Future Packet Buffers