%0 Journal Article
%B IEEE Transactions on Computers
%C USA
%D 2006
%P 588–602
%R http://dx.doi.org/10.1109/TC.2006.63
%T A DRAM/SRAM Memory Scheme for Fast Packet Buffers
%V 55
%8 May