You are here


Found 5 results
Author Title Type [ Year(Asc)]
Filters: Author is MS Gaur  [Clear All Filters]
L. Suresh, Rameshan, N., Gaur, M. S., Zwolinski, M., and Laxmi, V., Acceleration of functional validation using gpgpu, in Electronic Design, Test and Application (DELTA), 2011 Sixth IEEE International Symposium on, 2011.
K. Kumar Paliwal, George, J. Shaji, Rameshan, N., Laxmi, V., Gaur, M. S., Janyani, V., and Narasimhan, R., Implementation of QOS aware Q-routing algorithm for network-on-chip, in Contemporary Computing, Springer, 2009, pp. 370–380.
N. Rameshan, Biyani, A., Gaur, M. S., Laxmi, V., and Ahmed, M., Qos aware minimally adaptive XY routing for NoC, 17th International Conference on Advanced Computing and Communication (ADCOM), Bangalore, India, 2009.